{"country":"US","cheapest_plan":"DCACLab !","topBarColor":null,"show_ads":false,"featured_experiments":[{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/5xu3ffuuzxu5rgktxwzftd4camy6","url":"https://dcaclab.com/experiments/70986-osciloscopio-11","name":"OSCILOSCOPIO","creator":{"url":"/users/187532-keyner-villalobos/profile","name":"Keyner Villalobos","avatar":"https://lh3.googleusercontent.com/a/ACg8ocKT_oSEc4OJ0zVKvFjrIqfb_WxEP028hfnU0QBPcJM3=s96-c","created_at":"10/18/2023"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/2zfu6j80fjc9ufy2995j9ejnwoma","url":"https://dcaclab.com/experiments/16590-properties-of-primary-and-secondary-coil-of-transformer-with-oscillioscope-class-12","name":"Properties of Primary and Secondary Coil of Transformer with Oscillioscope: Class 12","creator":{"url":"/users/28506-md+anisur+-rahman/profile","name":"Md. Anisur Rahman","avatar":"https://lh3.googleusercontent.com/a/ACg8ocJYqD2bdKPnJuCVt0qwoT6k1nRZyMBWJ4XWKnqacQuLS7a5BTAD=s96-c","created_at":"08/02/2016"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/s37b3erev8r3ter52f96ct4os5km","url":"https://dcaclab.com/experiments/16637-clipping-of-both-half-cycles","name":"Clipping of Both Half Cycles","creator":{"url":"/users/28506-md+anisur+-rahman/profile","name":"Md. Anisur Rahman","avatar":"https://lh3.googleusercontent.com/a/ACg8ocJYqD2bdKPnJuCVt0qwoT6k1nRZyMBWJ4XWKnqacQuLS7a5BTAD=s96-c","created_at":"08/02/2016"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/5os7reps90y7z47qngmnnmral7y2","url":"https://dcaclab.com/experiments/69187-aplicativo-censor-de-luz","name":"aplicativo censor de luz","creator":{"url":"/users/184944-deivid-fonte/profile","name":"Deivid Fonte","avatar":"https://lh3.googleusercontent.com/a/AAcHTtfTZ64lp1ZDx1fIUa0z4iHaWPB0hYIzfm8cY6AZfBZECw=s96-c","created_at":"09/06/2023"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/h1eboccfke0ywx313vjd7ch9kak6","url":"https://dcaclab.com/experiments/66575-circuito-4-76","name":"circuito 4","creator":{"url":"/users/177391-pamela+nicole-palacios+perez/profile","name":"PAMELA NICOLE PALACIOS PEREZ","avatar":"https://lh3.googleusercontent.com/a/AGNmyxbOqfmk23WbiU8AtUrqYnsd1hgBOSsOjEhDY1P9=s96-c","created_at":"05/15/2023"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/xz8qz2x7prnqzt2qpg7yamdrhohz","url":"https://dcaclab.com/experiments/28748-fan-with-regulator-observation","name":"Fan with Regulator Observation","creator":{"url":"/users/28506-md+anisur+-rahman/profile","name":"Md. Anisur Rahman","avatar":"https://lh3.googleusercontent.com/a/ACg8ocJYqD2bdKPnJuCVt0qwoT6k1nRZyMBWJ4XWKnqacQuLS7a5BTAD=s96-c","created_at":"08/02/2016"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/bFVZEqC6KChFjksonMputh5H","url":"https://dcaclab.com/experiments/62624-bell-rings","name":"Bell rings","creator":{"url":"/users/1953-samir-sabri/profile","name":"Samir Sabri.","avatar":"https://lh3.googleusercontent.com/a/ACg8ocIkXjWNqG30lC0MC2Re5xXC8rxw1vZSUtWg1DrXjSThzklmPjml=s96-c","created_at":"05/07/2013"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/7qwydtoh7tie0t8icw07hpyajjdw","url":"https://dcaclab.com/experiments/73366-indikator","name":"индикатор","creator":{"url":"/users/195321-%D0%B4%D0%B5%D0%BD%D0%B8%D1%81-%D1%84%D0%BE%D0%BA%D0%B8%D0%BD/profile","name":"Денис Фокин","avatar":"https://secure.gravatar.com/avatar/a1dd2ba18ef7f7a7524c0c465dc5dfc7.png?d=https://s3.amazonaws.com/dcaclab-production/avatar.png&r=PG","created_at":"02/09/2024"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/uR4q46V2YM9GzfEvagH8MBZH","url":"https://dcaclab.com/experiments/43986-opv-invertiert","name":"OPV Invertiert","creator":{"url":"/users/93565-christian-pohanka/profile","name":"Christian Pohanka","avatar":"https://s.gravatar.com/avatar/990b66fe54ce98cc58a9604cd6102af7?s=480&r=pg&d=https%3A%2F%2Fcdn.auth0.com%2Favatars%2Fch.png","created_at":"12/20/2020"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/id89nown37ix7vqai1ws54wxsaib","url":"https://dcaclab.com/experiments/69349-ejercicio1-23","name":"ejercicio1","creator":{"url":"/users/185121-marcelo-di+deo/profile","name":"Marcelo Di Deo","avatar":"https://lh3.googleusercontent.com/a/ACg8ocLbh1JfXYTBauvDP_7rlRV2G0ZNJuJY8EeRNYqpunMiTuA=s96-c","created_at":"09/10/2023"}},{"thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/gddnexh3c1gq06fc1vyu0sjhgi0f","url":"https://dcaclab.com/experiments/73547-op-amp-11","name":"Op Amp","creator":{"url":"/users/195888-md-atik/profile","name":"Md Atik","avatar":"https://lh3.googleusercontent.com/a-/ALV-UjW70qnVxbK7xZGm5yZaLDnxlu2_XqWsSxRH9HJgPQcG2OI17XI4r01XSH-1wsejvW5r20UzTLl71eSrGJ5731UhGejJ9kGV9gTeZ0SmWaZB7YT6u7w6r5mK-QlKLKakKvPUY-uZUDDmLp0WP-43yX5EU7tak-Tebhq-rvwOJpBOSBFSqj4Qy4avnw5AxP7QE_coee5ecuOThsB4EGdLxyEFy3pms0x5OGjadTUP7WzkMSSnQq91-gaNG_9zT-ItcnfDFrU63tl5qbEUz4PkM3hlABRXNsMuqRz9DXXRxa142Xx66NYOxLey8lBYy_o8P0zIXaC0qV6LyqwGC_d3nzQM-9laVKq4SiabA2PWJaSXD5bGrfmln3Ga-r4OCpR10xEnPkpGFUgPsFYsOhfjbUTwoJQU38hCzN5Fd1UA2hCjFBWDkgqimk5bRQzKZUyDlQ6Gccsi8CDXUZPG_gJqvm-GImu6-0It5pq0C7FAaYDhQVwFeO6nHpUyxIhxhqElNCwk4DCF7yeztIpt4yvtSViGnNh7ztASAKJ-ccOm-qolxifCBhr2bin9QC4aaCBc9F72egvJbogPBRSd3kRjF_FatAaUIDomvTXWbGVjTbgVsdAJcHbgjETo1DYDIdgAfLu1DLqb2jHqi9XCstVL3GkWsjEGcil6dnEO6jqs7A938KOE16IOPRRefbHz1BrIrNaREHfnl4vK_jXw3KbN-a-0GgW9hcBVmvXNXtF8DfW73itIKAX1iU201GAfy56s_g9PkXAEW4PsUOQ1QOACCN-ijyrA-Qy-Ep3iY0VkMWXV9NeY1uV9W1qUp3viRR4y5N9SBYcl5SWFOgFtAOQA6mGXqUbFwsMEU_qEC2jw4lZH1u8mhzNyb5SRL9VsD3r2KZ-DQ9F0Z70LVxV5-CBEzNfB7waLKc1HurXtaMhNhprBJd4T9gTvNQpM192Hiefuwga7UDxw0oHNzuKUOF7oBw=s96-c","created_at":"02/19/2024"}}],"is_mobile":false,"logo_path":"/assets/logo-db7a85e8fe09c6fd95f39c5e80af142e912ddc8824cf58da005d0cd0cca12faa.png","home_path":"/de/home","logout_path":"/de/users/sign_out","authenticity_token":"PJN93xFf9xD4a06piEYmGAf+OJuyJoR8SeBdT7iVqxb9N8cUL7WM3oy9f7y3t/yOnXLJf0ssjxqS0QoomJXNPw==","user":false,"userMenu":[],"session":{"is_subscription_active":null,"subscription_name":"premium","restrict_save":false,"within_trial_period":false,"is_user_signed_in":false},"title":"Voltage Regulator1","experiment_id":82308,"is_public":true,"ai_chat_visible":false,"circuit":{"lab_title":"Voltage Regulator1","impressionist_count":1006,"created_at":"16-APR-2025","iframe_code":"","name":"Voltage Regulator1","is_experiment_created":true,"markdown":"[![DCACLab Circuit ](https://dzo93xg1tj2dc.cloudfront.net/kb15wo23oa6k9br1u35bw554btt4)](https://dcaclab.com/experiments/82308-voltage-regulator1)","html":"

","bb_code":"[url=https://dcaclab.com/experiments/82308-voltage-regulator1][img]https://dzo93xg1tj2dc.cloudfront.net/kb15wo23oa6k9br1u35bw554btt4[/img][/url]","thumbnail_url":"https://dzo93xg1tj2dc.cloudfront.net/kb15wo23oa6k9br1u35bw554btt4","facebook_share":"https://www.facebook.com/sharer.php?u=https://dcaclab.com/experiments/82308-voltage-regulator1","twitter_share":"https://www.twitter.com/share?text=https://dcaclab.com/experiments/82308-voltage-regulator1","linkedin_share":"http://www.linkedin.com/shareArticle?mini=true&url=https://dcaclab.com/experiments/82308-voltage-regulator1","email_share":"mailto:?subject=Welcome to DCACLab - Voltage Regulator1&body=View this circuit and simulation on DCACLab: https://dcaclab.com/experiments/82308-voltage-regulator1","share_url":"https://dcaclab.com/experiments/82308-voltage-regulator1"},"isTeacher":false,"creator":{"name":"OTC ","id":200061,"avatar":"https://secure.gravatar.com/avatar/dcdc5df0f82538ff389b1b17c4577c6f.png?d=https://s3.amazonaws.com/dcaclab-production/avatar.png&r=PG","created_at":"25-APR-2024","url":"/users/200061-otc-/profile"},"reading_precision":5,"is_mosfet_new":false,"is_555_new":false,"is_ldr_new":false,"is_bell_new":false,"shining_ad":false,"looking_at_others_circuit":true,"userProjects":[{"opened":false,"text":"Spike Generator","url":"https://dcaclab.com/experiments/74347-spike-generator-1","id":74347},{"opened":true,"text":"Voltage Regulator1","url":"https://dcaclab.com/experiments/82308-voltage-regulator1","id":82308},{"opened":false,"text":"Integrator","url":"https://dcaclab.com/experiments/75101-integrator-1","id":75101},{"opened":false,"text":"DC Voltage Divider","url":"https://dcaclab.com/experiments/75105-voltage-divider-12","id":75105},{"opened":false,"text":"Current Measure","url":"https://dcaclab.com/experiments/75110-current-measure","id":75110},{"opened":false,"text":"Resistance Measure","url":"https://dcaclab.com/experiments/75109-resistance-measure","id":75109},{"opened":false,"text":"Full Wave Rectifier","url":"https://dcaclab.com/experiments/75118-full-wave-rectifier-7","id":75118},{"opened":false,"text":"Inductance Reactance","url":"https://dcaclab.com/experiments/74846-inductance-reactance","id":74846},{"opened":false,"text":"Capacitance Reactance","url":"https://dcaclab.com/experiments/75120-capacitance-reactance","id":75120},{"opened":false,"text":"AC Power","url":"https://dcaclab.com/experiments/75122-ac-power","id":75122},{"opened":false,"text":"RC Series Circuit","url":"https://dcaclab.com/experiments/75126-rc-series-circuit-15","id":75126},{"opened":false,"text":"AC Waveforms","url":"https://dcaclab.com/experiments/75275-ac-sine-wave","id":75275},{"opened":false,"text":"RL Parallel Circuits","url":"https://dcaclab.com/experiments/75129-rl-parallel-circuits","id":75129},{"opened":false,"text":"AC Voltage Divider","url":"https://dcaclab.com/experiments/75435-ac-voltage-divider","id":75435},{"opened":false,"text":"RLC Parallel Circuit","url":"https://dcaclab.com/experiments/75515-rlc-parallel-circuit","id":75515},{"opened":false,"text":"Half Wave Rectifier","url":"https://dcaclab.com/experiments/75116-half-wave-rectifier-13","id":75116},{"opened":false,"text":"Transistor Switch","url":"https://dcaclab.com/experiments/75699-transistor-switch-1","id":75699},{"opened":false,"text":"Darlington Transistor","url":"https://dcaclab.com/experiments/75752-darlington","id":75752},{"opened":false,"text":"74HC08_AND","url":"https://dcaclab.com/experiments/82873-74hc08-and","id":82873},{"opened":false,"text":"Oscillator (FM)","url":"https://dcaclab.com/experiments/82925-oscillator-fm","id":82925},{"opened":false,"text":"Morse Code Generator","url":"https://dcaclab.com/experiments/82929-morse-code-generator","id":82929},{"opened":false,"text":"Tuner Filter (AM)","url":"https://dcaclab.com/experiments/82928-tuner-filter-am","id":82928},{"opened":false,"text":"AC Series Circuit","url":"https://dcaclab.com/experiments/78290-rl-series-circuit2","id":78290},{"opened":false,"text":"Inverting Amp","url":"https://dcaclab.com/experiments/82394-inverting-amp-1","id":82394},{"opened":false,"text":"Noninverting Amp","url":"https://dcaclab.com/experiments/82393-noninverting-amp","id":82393},{"opened":false,"text":"Kirchhoff's Voltage Law ","url":"https://dcaclab.com/experiments/75112-kirchhoffs-voltage-law","id":75112},{"opened":false,"text":"Watt's Law","url":"https://dcaclab.com/experiments/78589-wattmeter-3","id":78589},{"opened":false,"text":"Transistor NPN","url":"https://dcaclab.com/experiments/78676-transistor-switch1","id":78676},{"opened":false,"text":"MOSFET N-Channel","url":"https://dcaclab.com/experiments/78678-mosfet-n-channel","id":78678},{"opened":false,"text":"Clipping","url":"https://dcaclab.com/experiments/78743-clipping","id":78743},{"opened":false,"text":"Inductance Reactance (Multimeter)","url":"https://dcaclab.com/experiments/83244-inductance-reactance-multimeter","id":83244},{"opened":false,"text":"Step Down Transformer","url":"https://dcaclab.com/experiments/75794-full-wave-rectifier1","id":75794},{"opened":false,"text":"Parallel-aiding","url":"https://dcaclab.com/experiments/79259-parallel-aiding","id":79259},{"opened":false,"text":"Voltage drop","url":"https://dcaclab.com/experiments/79261-voltage-drop-3","id":79261},{"opened":false,"text":"Root Mean Square","url":"https://dcaclab.com/experiments/83301-root-mean-square","id":83301},{"opened":false,"text":"Parallel Circuit with Branches","url":"https://dcaclab.com/experiments/83315-parallel-circuit-with-branches","id":83315},{"opened":false,"text":"Parallel Circuit with Resistor and Capacitor Branches","url":"https://dcaclab.com/experiments/83316-parallel-circuit-with-resistor-and-capacitor-branches","id":83316},{"opened":false,"text":"Wye (Star) Circuit","url":"https://dcaclab.com/experiments/79678-wye-star-circuit","id":79678},{"opened":false,"text":"The Two-Wattmeter Method","url":"https://dcaclab.com/experiments/83318-the-two-wattmeter-method","id":83318},{"opened":false,"text":"Half Split Method","url":"https://dcaclab.com/experiments/79593-half-split-method","id":79593},{"opened":false,"text":"AC Parallel Circuit","url":"https://dcaclab.com/experiments/79647-lc-parallel-tank-circuit","id":79647},{"opened":false,"text":"Wheatsone Bridge","url":"https://dcaclab.com/experiments/79677-wheatsone-bridge","id":79677},{"opened":false,"text":"Kirchhoff’s Current Law","url":"https://dcaclab.com/experiments/75114-kirchhoffs-current-law","id":75114},{"opened":false,"text":"Eletrical Meters","url":"https://dcaclab.com/experiments/78587-eletrical-meters","id":78587},{"opened":false,"text":"RLC Series Circuit","url":"https://dcaclab.com/experiments/75128-rlc-series-circuit-13","id":75128},{"opened":false,"text":"Power Factor","url":"https://dcaclab.com/experiments/80008-power-factor","id":80008},{"opened":false,"text":"Ohm's Law","url":"https://dcaclab.com/experiments/80242-ohms-law-20","id":80242},{"opened":false,"text":"Series-Parallel Circuit","url":"https://dcaclab.com/experiments/80244-series-parallel-circuit-5","id":80244},{"opened":false,"text":"Series-Parallel Circuits2","url":"https://dcaclab.com/experiments/80245-series-parallel-circuits2","id":80245},{"opened":false,"text":"555 Timer","url":"https://dcaclab.com/experiments/80248-555-timer-4","id":80248},{"opened":false,"text":"Power Supply","url":"https://dcaclab.com/experiments/74842-power-supply3","id":74842},{"opened":false,"text":"Xc and R Series","url":"https://dcaclab.com/experiments/82171-xc-and-r-series","id":82171},{"opened":false,"text":"Step Up Transformer","url":"https://dcaclab.com/experiments/79307-step-up-transformer-1","id":79307},{"opened":false,"text":"Inductance Reactance (OScope)","url":"https://dcaclab.com/experiments/83245-inductance-reactance-oscope","id":83245},{"opened":false,"text":"74HC07_BUFFER","url":"https://dcaclab.com/experiments/83092-74hc07-buffer","id":83092},{"opened":false,"text":"Zener Voltage Regulator","url":"https://dcaclab.com/experiments/80247-zener-12","id":80247},{"opened":false,"text":"Series-aiding ","url":"https://dcaclab.com/experiments/79258-series-aiding","id":79258},{"opened":false,"text":"MOSFET P-Channel","url":"https://dcaclab.com/experiments/78679-mosfet-p-channel","id":78679},{"opened":false,"text":"Transistor PNP","url":"https://dcaclab.com/experiments/78677-transistor-pnp","id":78677},{"opened":false,"text":"Relay Test","url":"https://dcaclab.com/experiments/77460-relay-39","id":77460},{"opened":false,"text":"Rectifier Vdrop","url":"https://dcaclab.com/experiments/76271-rectifier-voltdrop","id":76271},{"opened":false,"text":"MOSFET","url":"https://dcaclab.com/experiments/75751-mosfet-2","id":75751},{"opened":false,"text":"Light Emitting Diode","url":"https://dcaclab.com/experiments/75700-light-emitting-diode-1","id":75700},{"opened":false,"text":"Diode Test","url":"https://dcaclab.com/experiments/75672-diode-test-2","id":75672},{"opened":false,"text":"Tank Circuit","url":"https://dcaclab.com/experiments/75560-tank-circuit","id":75560},{"opened":false,"text":"Resonance series","url":"https://dcaclab.com/experiments/75506-resonance-series","id":75506},{"opened":false,"text":"Delta Network","url":"https://dcaclab.com/experiments/75425-delta-network","id":75425},{"opened":false,"text":"Common collector (emitter-follower) amplifier","url":"https://dcaclab.com/experiments/75254-common-collector-emitter-follower-amplifier","id":75254},{"opened":false,"text":"RL Series Circuit1","url":"https://dcaclab.com/experiments/75229-rl-series-circuit1","id":75229},{"opened":false,"text":"RL Series Circuit","url":"https://dcaclab.com/experiments/75121-rl-series-circuit-9","id":75121},{"opened":false,"text":"Voltage Measure","url":"https://dcaclab.com/experiments/75111-voltage-measure","id":75111},{"opened":false,"text":"Transformer","url":"https://dcaclab.com/experiments/75106-transformer-21","id":75106}],"action_name":"show","current_locale":"de","time_thresholds":{"primary":60,"secondary":120,"tertiary":0},"show_ai_chat":false,"allow_chat":false,"available_chats_count":0,"user_ics":[{"id":135,"name":"4N28","vertical_pins":3,"horizontal_pins":0,"pin_labels":{"right-0":"B","right-1":"C","right-2":"E","left-0":"NC","left-1":"C","left-2":"A","initial_checked":["right-0","right-1","right-2","left-0","left-1","left-2"]},"netlist":".subckt 4N28 A C NC E C B","description":"Phototransistor OptoCoupler","public":true,"user_id":200061,"created_at":"2025-05-19T17:11:14.622Z","updated_at":"2025-05-19T17:12:24.608Z","official":false},{"id":134,"name":"74HC07","vertical_pins":7,"horizontal_pins":0,"pin_labels":{"right-0":"Vcc","right-1":"In_6A","right-2":"Out_6","right-3":"In_5A","right-4":"Out_5","right-5":"In_4A","right-6":"Out_4","left-0":"Gnd","left-1":"Out_3","left-2":"In_3A","left-3":"Out_2","left-4":"In_2A","left-5":"Out_1","left-6":"In_1A","initial_checked":["right-0","right-1","right-2","right-3","right-4","right-5","right-6","left-0","left-1","left-2","left-3","left-4","left-5","left-6"]},"netlist":".subckt 74HC07 In_1A Out_1 In_2A Out_2 In_3A Out_3 Gnd Out_4 In_4A Out_5 In_5A Out_6 In_6A Vcc * 74HC07 Hex Buffer/Driver with Open-Drain Outputs .subckt 74HC07 In_1A Out_1 In_2A Out_2 In_3A Out_3 Gnd Out_4 In_4A Out_5 In_5A Out_6 In_6A Vcc * Each buffer modeled using a MOSFET for open-drain behavior and a logic-controlled switch * You may replace behavioral models with transistor-level models if needed * Buffer 1 XBUF1 In_1A Out_1 Gnd Vcc HC07BUF * Buffer 2 XBUF2 In_2A Out_2 Gnd Vcc HC07BUF * Buffer 3 XBUF3 In_3A Out_3 Gnd Vcc HC07BUF * Buffer 4 XBUF4 In_4A Out_4 Gnd Vcc HC07BUF * Buffer 5 XBUF5 In_5A Out_5 Gnd Vcc HC07BUF * Buffer 6 XBUF6 In_6A Out_6 Gnd Vcc HC07BUF .ends 74HC07 * Define a subcircuit for a single open-drain buffer (HC07BUF) .subckt HC07BUF A Y GND VCC * Behavioral logic control: Pull-down NMOS when input is high * Assume VCC = 5V typical M1 Y GND GND GND NMOS E1 N1 0 VALUE = { V(A) > 2.0 ? 1 : 0 } S1 Y GND N1 GND SW_NMOS .model NMOS NMOS (VTO=1.5 BETA=1m) .model SW_NMOS VSWITCH (RON=10 ROFF=1Meg VON=1 VOFF=0.5) .ends HC07BUF ","description":"Hex Buffer with Open-Drain","public":true,"user_id":200061,"created_at":"2025-05-19T16:57:29.925Z","updated_at":"2025-05-19T17:30:37.001Z","official":false},{"id":133,"name":"74HC86","vertical_pins":7,"horizontal_pins":0,"pin_labels":{"right-0":"Vcc","right-1":"In_4B","right-2":"In_4A","right-3":"Out_4","right-4":"In_3B","right-5":"In_3A","right-6":"Out_3","left-0":"Gnd","left-1":"Out_2","left-2":"In_2B","left-3":"In_2A","left-4":"Out_1","left-5":"In_1B","left-6":"In_1A","initial_checked":["right-0","right-1","right-2","right-3","right-4","right-5","right-6","left-0","left-1","left-2","left-3","left-4","left-5","left-6"]},"netlist":".subckt 74HC86 In_1A In_1B Out_1 In_2A In_2B Out_2 Gnd Out_3 In_3A In_3B Out_4 In_4A In_4B Vcc * 74HC86 Quad 2-Input XOR Gate .SUBCKT 74HC86 In_1A In_1B Out_1 In_2A In_2B Out_2 GND Out_3 In_3A In_3B Out_4 In_4A In_4B VCC * Gate 1 EXOR1 Out_1 0 VALUE = { IF((V(In_1A)>3.5 && V(In_1B)<1.5) || (V(In_1A)<1.5 && V(In_1B)>3.5), 5, 0) } * Gate 2 EXOR2 Out_2 0 VALUE = { IF((V(In_2A)>3.5 && V(In_2B)<1.5) || (V(In_2A)<1.5 && V(In_2B)>3.5), 5, 0) } * Gate 3 EXOR3 Out_3 0 VALUE = { IF((V(In_3A)>3.5 && V(In_3B)<1.5) || (V(In_3A)<1.5 && V(In_3B)>3.5), 5, 0) } * Gate 4 EXOR4 Out_4 0 VALUE = { IF((V(In_4A)>3.5 && V(In_4B)<1.5) || (V(In_4A)<1.5 && V(In_4B)>3.5), 5, 0) } .ENDS 74HC86 ","description":"Quad 2-input XOR","public":true,"user_id":200061,"created_at":"2025-05-19T16:56:09.230Z","updated_at":"2025-05-19T17:15:04.175Z","official":false},{"id":132,"name":"74HC02","vertical_pins":7,"horizontal_pins":0,"pin_labels":{"right-0":"Vcc","right-1":"In_4B","right-2":"In_4A","right-3":"Out_4","right-4":"In_3B","right-5":"In_3A","right-6":"Out_3","left-0":"Gnd","left-1":"Out_2","left-2":"In_2B","left-3":"In_2A","left-4":"Out_1","left-5":"In_1B","left-6":"In_1A","initial_checked":["right-0","right-1","right-2","right-3","right-4","right-5","right-6","left-0","left-1","left-2","left-3","left-4","left-5","left-6"]},"netlist":".subckt 74HC02 In_1A In_1B Out_1 In_2A In_2B Out_2 Gnd Out_3 In_3A In_3B Out_4 In_4A In_4B Vcc * 74HC02 Quad 2-Input NOR Gate Behavioral Model * Inputs: In_xA, In_xB (logic inputs) * Outputs: Out_x (logic output) * Power: Vcc (logic HIGH = 5V), Gnd (logic LOW = 0V) .SUBCKT 74HC02 In_1A In_1B Out_1 In_2A In_2B Out_2 GND Out_3 In_3A In_3B Out_4 In_4A In_4B VCC * Gate 1 ENOR1 Out_1 0 VALUE = { IF(V(In_1A)<1.5 && V(In_1B)<1.5, 5, 0) } * Gate 2 ENOR2 Out_2 0 VALUE = { IF(V(In_2A)<1.5 && V(In_2B)<1.5, 5, 0) } * Gate 3 ENOR3 Out_3 0 VALUE = { IF(V(In_3A)<1.5 && V(In_3B)<1.5, 5, 0) } * Gate 4 ENOR4 Out_4 0 VALUE = { IF(V(In_4A)<1.5 && V(In_4B)<1.5, 5, 0) } .ENDS 74HC02 ","description":"Quad 2-input NOR","public":true,"user_id":200061,"created_at":"2025-05-19T16:55:37.090Z","updated_at":"2025-05-19T17:17:01.934Z","official":false},{"id":110,"name":"74HC32","vertical_pins":7,"horizontal_pins":0,"pin_labels":{"right-0":"Vcc","right-1":"In_4B","right-2":"In_4A","right-3":"Out_4","right-4":"In_3B","right-5":"In_3A","right-6":"Out_3","left-0":"Gnd","left-1":"Out_2","left-2":"In_2B","left-3":"In_2A","left-4":"Out_1","left-5":"In_1B","left-6":"In_1A","initial_checked":["right-0","right-1","right-2","right-3","right-4","right-5","right-6","left-0","left-1","left-2","left-3","left-4","left-5","left-6"]},"netlist":".subckt 74HC32 In_1A In_1B Out_1 In_2A In_2B Out_2 Gnd Out_3 In_3A In_3B Out_4 In_4A In_4B Vcc * 74HC32 Quad 2-Input OR Gate Behavioral Model * Inputs: In_xA, In_xB * Outputs: Out_x * Power: Vcc (logic HIGH = 5V), Gnd (logic LOW = 0V) .SUBCKT 74HC32 In_1A In_1B Out_1 In_2A In_2B Out_2 GND Out_3 In_3A In_3B Out_4 In_4A In_4B VCC * Gate 1 E1 Out_1 0 VALUE = { IF(V(In_1A)>1.5 || V(In_1B)>1.5, 5, 0) } * Gate 2 E2 Out_2 0 VALUE = { IF(V(In_2A)>1.5 || V(In_2B)>1.5, 5, 0) } * Gate 3 E3 Out_3 0 VALUE = { IF(V(In_3A)>1.5 || V(In_3B)>1.5, 5, 0) } * Gate 4 E4 Out_4 0 VALUE = { IF(V(In_4A)>1.5 || V(In_4B)>1.5, 5, 0) } .ENDS 74HC32 ","description":"Quad 2-input OR","public":true,"user_id":200061,"created_at":"2025-05-12T20:19:19.800Z","updated_at":"2025-05-19T17:18:13.950Z","official":false},{"id":109,"name":"74HC08","vertical_pins":7,"horizontal_pins":0,"pin_labels":{"right-0":"Vcc","right-1":"In_4B","right-2":"In_4A","right-3":"Out_4","right-4":"In_3B","right-5":"In_3A","right-6":"Out_3","left-0":"Gnd","left-1":"Out_2","left-2":"In_2B","left-3":"In_2A","left-4":"Out_1","left-5":"In_1B","left-6":"In_1A","initial_checked":[]},"netlist":".subckt 74HC08 In_1A In_1B Out_1 In_2A In_2B Out_2 Gnd Out_3 In_3A In_3B Out_4 In_4A In_4B Vcc * 74HC08 Quad 2-Input AND Gate Behavioral Model * Inputs: In_xA, In_xB * Outputs: Out_x * Power: Vcc (logic HIGH = 5V), Gnd (logic LOW = 0V) .SUBCKT 74HC08 In_1A In_1B Out_1 In_2A In_2B Out_2 GND Out_3 In_3A In_3B Out_4 In_4A In_4B VCC * Gate 1 E1 Out_1 0 VALUE = { IF(V(In_1A)>1.5 && V(In_1B)>1.5, 5, 0) } * Gate 2 E2 Out_2 0 VALUE = { IF(V(In_2A)>1.5 && V(In_2B)>1.5, 5, 0) } * Gate 3 E3 Out_3 0 VALUE = { IF(V(In_3A)>1.5 && V(In_3B)>1.5, 5, 0) } * Gate 4 E4 Out_4 0 VALUE = { IF(V(In_4A)>1.5 && V(In_4B)>1.5, 5, 0) } .ENDS 74HC08 ","description":"Quad 2-input AND","public":true,"user_id":200061,"created_at":"2025-05-12T20:14:24.416Z","updated_at":"2025-05-19T20:18:11.018Z","official":false},{"id":54,"name":"74HC00","vertical_pins":7,"horizontal_pins":0,"pin_labels":{"right-0":"Vcc","right-1":"In_4B","right-2":"In_4A","right-3":"Out_4","right-4":"In_3B","right-5":"In_3A","right-6":"Out_3","left-0":"Gnd","left-1":"Out_2","left-2":"In_2B","left-3":"In_2A","left-4":"Out_1","left-5":"In_1B","left-6":"In_1A","initial_checked":["right-0","right-1","right-2","right-3","right-4","right-5","right-6","left-0","left-1","left-2","left-3","left-4","left-5","left-6"]},"netlist":".subckt 74HC00 In_1A In_1B Out_1 In_2A In_2B Out_2 Gnd Out_3 In_3A In_3B Out_4 In_4A In_4B Vcc * 74HC00 Quad 2-Input NAND Gate Behavioral Model * Inputs: In_xA, In_xB * Outputs: Out_x * Power: Vcc (logic HIGH = 5V), Gnd (logic LOW = 0V) .SUBCKT 74HC00 In_1A In_1B Out_1 In_2A In_2B Out_2 GND Out_3 In_3A In_3B Out_4 In_4A In_4B VCC * Gate 1 EN1 Out_1 0 VALUE = { IF(V(In_1A)>1.5 && V(In_1B)>1.5, 0, 5) } * Gate 2 EN2 Out_2 0 VALUE = { IF(V(In_2A)>1.5 && V(In_2B)>1.5, 0, 5) } * Gate 3 EN3 Out_3 0 VALUE = { IF(V(In_3A)>1.5 && V(In_3B)>1.5, 0, 5) } * Gate 4 EN4 Out_4 0 VALUE = { IF(V(In_4A)>1.5 && V(In_4B)>1.5, 0, 5) } .ENDS 74HC00 ","description":"Quad 2-input NAND","public":true,"user_id":200061,"created_at":"2025-04-16T17:34:31.881Z","updated_at":"2025-05-19T17:19:37.969Z","official":false}],"official_ics":[{"id":4,"name":"LM317","vertical_pins":0,"horizontal_pins":3,"pin_labels":{"top-0":"","top-1":"","top-2":"","bottom-0":"in","bottom-1":"out","bottom-2":"adj"},"netlist":".subckt LM317 in out adj Q2 5 5 6 QPL .1 Q3 5 8 9 QNL .2 Q4 8 5 7 QPL .1 Q5 81 8 out QNL .2 Q6 out 81 10 QPL .2 Q7 12 81 13 QNL .2 *Q8 10 5 11 QPL .2 Q8 10A 5 11 QPL .2 Q9 14 12 10 QPL .2 Q10 16 5 17 QPL .2 Q11 16 14 15 QNL .2 OFF Q12 out 20 16 QPL .2 Q13 in 19 20 QNL .2 Q14 19 5 18 QPL .2 Q15 out 21 19 QPL .2 Q16 21 22 16 QPL .2 Q17 21 out 24 QNL .2 Q18 22 22 16 QPL .2 Q19 22 out 241 QNL .2 Q20 out 25 16 QPL .2 Q21 25 26 out QNL .2 Q22A 35 35 in QPL .2 Q22B 16 35 in QPL .2 Q23 35 16 30 QNL .2 Q24A 27 40 29 QNL .2 Q24B 27 40 28 QNL .2 Q25 in 31 41 QNL 5 Q26 in 41 32 QNL 50 D1 out 4 DZ D2 33 in DZ D3 29 34 DZ R1 in 6 310 R2 in 7 310 R3 in 11 190 R4 in 17 82 R5 in 18 5.6K R6 4 8 100K R7 8 81 130 *R8 10 12 12.4K R8 10A 12 12.4K R9 9 out 180 R10 13 out 4.1K R11 14 out 5.8K R12 15 out 72 R13 20 out 5.1K R14 adj 24 12K R15 24 241 2.4K R16 16 25 6.7K R17 16 40 12K R18 30 41 130 R19 16 31 370 R20 26 27 13K R21 27 40 400 R22 out 41 160 R23 33 34 18K R24 28 29 160 R25 28 32 3 R26 32 out .1 C1 21 out 30PF C2 21 adj 30PF C3 25 26 5PF CBS1 5 out 2PF CBS2 35 out 1PF CBS3 22 out 1PF .MODEL JN NJF (BETA=1E-4 VTO=-7) .MODEL DZ D(BV=6.3) .MODEL QNL NPN (EG=1.22 BF=80 RB=100 CCS=1.5PF TF=.3NS TR=6NS + CJE=2PF CJC=1PF VAF=100 IS=1E-22 NF=1.2) .MODEL QPL PNP (BF=40 RB=20 TF=.6NS TR=10NS CJE=1.5PF CJC=1PF VAF=50 + IS=1E-22 NF=1.2) .ENDS LM317/TI","description":"","public":true,"user_id":1953,"created_at":"2025-04-01T06:52:09.037Z","updated_at":"2025-04-05T10:50:30.480Z","official":true},{"id":1,"name":"555","vertical_pins":4,"horizontal_pins":0,"pin_labels":{"right-0":"VCC","right-1":"DISCH","right-2":"THRSH","right-3":"CONT","left-0":"RESET","left-1":"OUT","left-2":"TRIGGER","left-3":"GND","initial_checked":["right-2"]},"netlist":".subckt 555 GND TRIGGER OUT RESET CONT THRSH DISCH VCC * Version 2 using generic OpAmp model from the forum. * Now supports output voltage set by Vcc Pin. * This is mostly a timing model and may not be DC accurate in all cases. * credit: https://sourceforge.net/p/ngspice/discussion/ngspice-tips/thread/f535c0f1b9/ * Pin mapping: * GND * TRIGGER * OUT * RESET * CONT * THRSH * DISCH * VCC R1 VCC CONT 5000 R2 CONT 10 5000 R3 10 GND 5000 X1 THRSH CONT VCC 0 11 genopa1 ; the reset comparator X2 10 TRIGGER VCC 0 12 genopa1 ; the set comparator * R S R S abridge [11 12] [22 21] adc_buff ; bridge from comparators to set/reset controls a0 z1 pulldown1 ; pull-down for unused clock and data * data clock set reset q qbar a1 z1 z1 21 25 23 24 flop1 ; the flip-flop abridge1 [24] [13] dac1 ; bridge qbar to discharge timing cap, turn on Q1 abridge2 [24] [26] dac1 ; bridge qbar to pseudo tristate driver Q1 DISCH 13 GND N ; the discharge transistor * Active low master reset from pin RESET abridge3 [RESET] [30] adc_buff a2 30 31 inv1 a3 [22 31] 25 or1 ; Reset when external reset is asserted or comparator trips * Make the Q output of the flip-flop drive to VCC when driven R4 OUT VCC 100 Q2 OUT 26 0 N * Models .model adc_buff adc_bridge(in_low = 0.7 in_high = 3.0) .model flop1 d_dff(clk_delay = 13.0e-9 set_delay = 25.0e-9 + reset_delay = 27.0e-9 ic = 0 rise_delay = 10.0e-9 + fall_delay = 3e-9) .model pulldown1 d_pulldown(load = 20.0e-12) .model dac1 dac_bridge(out_low = 0.1 out_high = 1.0 out_undef = 2.2 + input_load = 5.0e-12 t_rise = 50e-9 + t_fall = 20e-9) .model N NPN .model inv1 d_inverter(rise_delay = 0.5e-9 fall_delay = 0.3e-9 + input_load = 0.5e-12) .model or1 d_or(rise_delay = 0.5e-9 fall_delay = 0.3e-9 + input_load = 0.5e-12) .ends * Generic OpAmp model .subckt genopa1 in+ in- vcc vee out params: POLE=20 GAIN=20k VOFFSET=5m ROUT=10 RIN=10Meg Rin in+ in+ {RIN} Voff in+ inoff dc {VOFFSET} G10 0 int inoff in- 100u R1 int 0 {GAIN/100u} C1 int 0 {1/(6.28*(GAIN/100u)*POLE)} Eout 2 0 int 0 1 Rout 2 out {ROUT} Elow 3 0 vee 0 1 Ehigh 8 0 vcc 0 1 Dlow 3 int Dlimit Dhigh int 8 Dlimit .model Dlimit D N=0.01 .ends .end ","description":"The 555 timer is a versatile integrated circuit capable of operating in three distinct modes: 1. Astable Mode (Free-Running Oscillator) The 555 continuously generates square wave pulses without requiring external trigger pulses. The output oscillates between HIGH and LOW states indefinitely. The frequency and duty cycle are determined by external resistors (R1, R2) and a capacitor (C). This mode is ideal for generating clock signals, tone generators, and LED flashers. 2. Monostable Mode (One-Shot Timer) The 555 produces a single output pulse of a specific duration when triggered by an input pulse. After the pulse completes, the circuit returns to its stable LOW state and waits for the next trigger. This mode is perfect for precision timing applications and pulse generation. 3. Bistable Mode (Flip-Flop) The 555 acts as a latch, switching states based on separate SET and RESET inputs. The output remains in its current state until commanded to change, making it useful for toggle switches and latching circuits.","public":true,"user_id":1953,"created_at":"2025-03-29T15:05:00.797Z","updated_at":"2025-12-20T08:53:14.245Z","official":true}],"show_ic_creator":false,"is_breadboard_lab":false}